UNIX systems for modern architectures : symmetric multiprocesssing and caching for kernel programmers / Curt Schimmel.
Material type:
Item type | Current library | Collection | Call number | Copy number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|---|
![]() |
Dr. S. R. Lasker Library, EWU Reserve Section | Non-fiction | 005.42 SCW 1994 (Browse shelf(Opens below)) | C-1 | Not For Loan | 6613 | ||
![]() |
Dr. S. R. Lasker Library, EWU Reserve Section | Non-fiction | 005.42 SCW 1994 (Browse shelf(Opens below)) | C-2 | Not For Loan | 6706 | ||
![]() |
Dr. S. R. Lasker Library, EWU Circulation Section | Non-fiction | 005.4 2 SCW 1994 (Browse shelf(Opens below)) | C-3 | Available | 6707 |
Browsing Dr. S. R. Lasker Library, EWU shelves, Shelving location: Circulation Section Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
No cover image available |
![]() |
![]() |
||
005.382 BRL 2002 Linux and Windows 2000 integration toolkit : | 005.382 BRL 2002 Linux and Windows 2000 integration toolkit : | 005.382 BRL 2002 Linux and Windows 2000 integration toolkit : | 005.4 2 SCW 1994 UNIX systems for modern architectures : | 005.4 3 MIO 1992 Operating systems : | 005.4 32 DAY 2001 Your UNIX : | 005.4 32 DAY 2001 Your UNIX : |
Online version:
Schimmel, Curt, 1959-
UNIX systems for modern architectures.
Reading, Mass. : Addison-Wesley, c1994
(OCoLC)68237426
Includes bibliographical references and index.
TOC Ch. 1. Review of UNIX Kernel Internals --
Pt. I. Cache Memory Systems. Ch. 2. Introduction to Cache Memory Systems. Ch. 3. Virtual Caches. Ch. 4. Virtual Caches with Keys. Ch. 5. Virtual Caches with Physical Address Tags. Ch. 6. Physical Caches. Ch. 7. Efficient Cache Management Techniques --
Pt. II. Multiprocessor Systems. Ch. 8. Introduction to Multiprocessor Systems. Ch. 9. Master-Slave Kernels. Ch. 10. Spin-Locked Kernels. Ch. 11. Semaphored Kernels. Ch. 12. Other MP Primitives. Ch. 13. Other Memory Models --
Pt. III. Multiprocessor Systems with Caches. Ch. 14. Introduction to MP Cache Consistency. Ch. 15. Hardware Cache Consistency --
Appendix A: Architecture Summary --
Appendix B: Answers to Selected Exercises.
CSE
Tahur Ahmed
There are no comments on this title.