Dr. S. R. Lasker Library Online Catalogue

Home      Library Home      Institutional Repository      E-Resources      MyAthens      EWU Home

The Verilog hardware description language / (Record no. 3843)

MARC details
000 -LEADER
fixed length control field 08396cam a22004094a 4500
001 - CONTROL NUMBER
control field 3843
003 - CONTROL NUMBER IDENTIFIER
control field BD-DhEWU
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20190227154407.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 020402s2002 maua g 001 0 eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 1402070896
International Standard Book Number 9781402070891
035 ## - SYSTEM CONTROL NUMBER
System control number (OCoLC)49531445
040 ## - CATALOGING SOURCE
Original cataloging agency DLC
Transcribing agency DLC
Modifying agency DLC
-- BD-DhEWU
Language of cataloging eng
041 ## - LANGUAGE CODE
Language code of text/sound track or separate title eng
050 00 - LIBRARY OF CONGRESS CALL NUMBER
Classification number TK7885.7
Item number .T48 2002
082 00 - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 621.395
Item number THV 2002
100 1# - MAIN ENTRY--PERSONAL NAME
Personal name Thomas, D. E.
Fuller form of name (Donald E.),
9 (RLIN) 10227
245 14 - TITLE STATEMENT
Title The Verilog hardware description language /
Statement of responsibility, etc Donald E. Thomas, Philip R. Moorby.
246 14 - VARYING FORM OF TITLE
Title proper/short title Thomas & Moorby's the Verilog hardware description language
250 ## - EDITION STATEMENT
Edition statement 5th ed.
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Place of publication, distribution, etc Norwell, Mass. :
Name of publisher, distributor, etc Kluwer Academic Publishers,
Date of publication, distribution, etc c2002.
300 ## - PHYSICAL DESCRIPTION
Extent xx, 381 p. :
Other physical details ill. ;
Dimensions 24 cm.
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc Includes index.
505 ## - FORMATTED CONTENTS NOTE
Title TOC
Formatted contents note From the Old to the New xvii --<br/>1 Verilog --<br/>A Tutorial Introduction 1 --<br/>A Structural Description 2 --<br/>Simulating the binaryToESeg Driver 4 --<br/>Creating Ports For the Module 7 --<br/>Creating a Testbench For a Module 8 --<br/>Behavioral Modeling of Combinational Circuits 11 --<br/>Procedural Models 12 --<br/>Rules for Synthesizing Combinational Circuits 13 --<br/>Procedural Modeling of Clocked Sequential Circuits 14 --<br/>Modeling Finite State Machines 15 --<br/>Rules for Synthesizing Sequential Systems 18 --<br/>Non-Blocking Assignment ("<=") 19 --<br/>Module Hierarchy 21 --<br/>The Counter 21 --<br/>A Clock for the System 21 --<br/>Tying the Whole Circuit Together 22 --<br/>Tying Behavioral and Structural Models Together 25 --<br/>2 Logic Synthesis 35 --<br/>Register-Transfer Level Systems 35 --<br/>Combinational Logic Using Gates and Continuous Assign 37 --<br/>Procedural Statements to Specify Combinational Logic 40 --<br/>Complications --<br/>Inferred Latches 42 --<br/>Using Case Statements 43 --<br/>Specifying Don't Care Situations 44 --<br/>Procedural Loop Constructs 46 --<br/>Inferring Sequential Elements 48 --<br/>Latch Inferences 48 --<br/>Flip Flop Inferences 50 --<br/>Inferring Tri-State Devices 52 --<br/>Describing Finite State Machines 53 --<br/>An Example of a Finite State Machine 53 --<br/>An Alternate Approach to FSM Specification 56 --<br/>Finite State Machine and Datapath 58 --<br/>A Simple Computation 58 --<br/>A Datapath For Our System 58 --<br/>Details of the Functional Datapath Modules 60 --<br/>Wiring the Datapath Together 61 --<br/>Specifying the FSM 63 --<br/>Summary on Logic Synthesis 66 --<br/>3 Behavioral Modeling 73 --<br/>Process Model 73 --<br/>If-Then-Else 75 --<br/>Where Does The ELSE Belong? 80 --<br/>The Conditional Operator 81 --<br/>Loops 82 --<br/>Four Basic Loop Statements 82 --<br/>Exiting Loops on Exceptional Conditions 85 --<br/>Multi-way Branching 86 --<br/>If-Else-If 86 --<br/>Case 86 --<br/>Comparison of Case and If-Else-If 89 --<br/>Casez and Casex 90 --<br/>Functions and Tasks 91 --<br/>A Structural View 100 --<br/>Rules of Scope and Hierarchical Names 102 --<br/>4 Concurrent Processes 109 --<br/>Events 111 --<br/>Event Control Statement 112 --<br/>Named Events 113 --<br/>The Wait Statement 116 --<br/>A Complete Producer-Consumer Handshake 117 --<br/>Comparison of the Wait and While Statements 120 --<br/>Comparison of Wait and Event Control Statements 121 --<br/>A Concurrent Process Example 122 --<br/>A Simple Pipelined Processor 128 --<br/>The Basic Processor 128 --<br/>Synchronization Between Pipestages 130 --<br/>Disabling Named Blocks 132 --<br/>Intra-Assignment Control and Timing Events 134 --<br/>Procedural Continuous Assignment 136 --<br/>Sequential and Parallel Blocks 138 --<br/>5 Module Hierarchy 143 --<br/>Module Instantiation and Port Specifications 143 --<br/>Parameters 146 --<br/>Arrays of Instances 150 --<br/>Generate Blocks 151 --<br/>6 Logic Level Modeling 157 --<br/>Logic Gates and Nets 158 --<br/>Modeling Using Primitive Logic Gates 159 --<br/>Four-Level Logic Values 162 --<br/>Nets 163 --<br/>Continuous Assignment 171 --<br/>Behavioral Modeling of Combination Circuits 172 --<br/>Net and Continuous Assign Declarations 174 --<br/>A Mixed Behavioral/Structural Example 176 --<br/>Logic Delay Modeling 180 --<br/>A Gate Level Modeling Example 181 --<br/>Gate and Net Delays 182 --<br/>Specifying Time Units 185 --<br/>Minimum, Typical, and Maximum Delays 186 --<br/>Delay Paths Across a Module 187 --<br/>Summary of Assignment Statements 189 --<br/>7 Cycle-Accurate Specification 195 --<br/>Cycle-Accurate Behavioral Descriptions 195 --<br/>Specification Approach 195 --<br/>A Few Notes 197 --<br/>Cycle-Accurate Specification 198 --<br/>Inputs and Outputs of an Always Block 198 --<br/>Input/Output Relationships of an Always Block 199 --<br/>Specifying the Reset Function 202 --<br/>Mealy/Moore Machine Specifications 203 --<br/>A Complex Control Specification 204 --<br/>Data and Control Path Trade-offs 204 --<br/>Introduction to Behavioral Synthesis 209 --<br/>8 Advanced Timing 211 --<br/>Verilog Timing Models 211 --<br/>Basic Model of a Simulator 214 --<br/>Gate Level Simulation 215 --<br/>Towards a More General Model 215 --<br/>Scheduling Behavioral Models 218 --<br/>Non-Deterministic Behavior of the Simulation Algorithm 220 --<br/>Near a Black Hole 221 --<br/>It's a Concurrent Language 223 --<br/>Non-Blocking Procedural Assignments 226 --<br/>Contrasting Blocking and Non-Blocking Assignments 226 --<br/>Prevalent Usage of the Non-Blocking Assignment 227 --<br/>Extending the Event-Driven Scheduling Algorithm 228 --<br/>Illustrating Non-Blocking Assignments 231 --<br/>9 User-Defined Primitives 239 --<br/>Combinational Primitives 240 --<br/>Basic Features of User-Defined Primitives 240 --<br/>Describing Combinational Logic Circuits 242 --<br/>Sequential Primitives 243 --<br/>Level-Sensitive Primitives 244 --<br/>Edge-Sensitive Primitives 244 --<br/>Shorthand Notation 246 --<br/>Mixed Level- and Edge-Sensitive Primitives 246 --<br/>10 Switch Level Modeling 251 --<br/>A Dynamic MOS Shift Register Example 251 --<br/>Switch Level Modeling 256 --<br/>Strength Modeling 256 --<br/>Resistive MOS Gates 262 --<br/>Ambiguous Strengths 263 --<br/>Illustrations of Ambiguous Strengths 264 --<br/>The Underlying Calculations 265 --<br/>The miniSim Example 270 --<br/>The miniSim Source 271 --<br/>Simulation Results 280 --<br/>11 Projects 283 --<br/>Modeling Power Dissipation 283 --<br/>What to do 284 --<br/>A Floppy Disk Controller 286 --<br/>Disk Format 287 --<br/>Function Descriptions 288 --<br/>Reality Sets In... 291 --<br/>Everything You Always Wanted to Know about CRC's 291 --<br/>Supporting Verilog Modules 292 --<br/>Structural Descriptions 293 --<br/>Testbench Modules 303 --<br/>Combinational Circuits Using always 303 --<br/>Sequential Circuits 305 --<br/>Hierarchical Descriptions 308 --<br/>Operators 310 --<br/>Numbers 310 --<br/>Strings 311 --<br/>Identifiers, System Names, and Keywords 312 --<br/>Appendix C Verilog Operators 315 --<br/>Table of Operators 315 --<br/>Operator Precedence 320 --<br/>Operator Truth Tables 321 --<br/>Expression Bit Lengths 322 --<br/>Appendix D Verilog Gate Types 323 --<br/>Logic Gates 323 --<br/>BUF and NOT Gates 325 --<br/>BUFIF and NOTIF Gates 326 --<br/>MOS Gates 327 --<br/>Bidirectional Gates 328 --<br/>CMOS Gates 328 --<br/>Pullup and Pulldown Gates 328 --<br/>Appendix E Registers, Memories, Integers, and Time 329 --<br/>Registers 329 --<br/>Memories 330 --<br/>Integers and Times 331 --<br/>Appendix F System Tasks and Functions 333 --<br/>Display and Write Tasks 333 --<br/>Continuous Monitoring 334 --<br/>Strobed Monitoring 335 --<br/>File Output 335 --<br/>Simulation Time 336 --<br/>Stop and Finish 336 --<br/>Random 336 --<br/>Reading Data From Disk Files 337 --<br/>Appendix G Formal Syntax Definition 339 --<br/>Tutorial Guide to Formal Syntax Specification 339 --<br/>Declarations 346 --<br/>Primitive instances 351 --<br/>Module and generated instantiation 353 --<br/>UDP declaration and instantiation 355 --<br/>Behavioral statements 355 --<br/>Specify section 359 --<br/>Expressions 365.
520 ## - SUMMARY, ETC.
Summary, etc Summary:<br/>This text presents the IEEE 1364-2001 standard of the Verilog language. The examples in this edition have been updated to illustrate the features of the language. Engineers and students interested in describing, simulating and synthesizing digital systems should find this a useful resource.
526 ## - STUDY PROGRAM INFORMATION NOTE
Program name CSE
590 ## - LOCAL NOTE (RLIN)
Local note Tahur Ahmed
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Verilog (Computer hardware description language)
9 (RLIN) 9942
700 1# - ADDED ENTRY--PERSONAL NAME
Personal name Moorby, Philip R.,
Dates associated with a name 1953-
9 (RLIN) 10228
856 41 - ELECTRONIC LOCATION AND ACCESS
Materials specified Table of contents
Uniform Resource Identifier http://www.loc.gov/catdir/toc/fy032/2002066076.html
Materials specified WorldCat details
Uniform Resource Identifier http://www.worldcat.org/title/verilog-hardware-description-language/oclc/49531445&referer=brief_results
Materials specified E-book Fulltext
Uniform Resource Identifier http://lib.ewubd.edu/ebook/3843
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Source of classification or shelving scheme Dewey Decimal Classification
Koha item type Text
Koha issues (borrowed), all copies 1
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Collection code Home library Current library Shelving location Date acquired Source of acquisition Cost, normal purchase price Total Checkouts Full call number Barcode Copy number Koha item type Date last seen Date checked out Price effective from
    Dewey Decimal Classification   Not For Loan Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Reserve Section 05/01/2005 Karim International 7000.00   621.395 THV 14683 C-1 Text      
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Circulation Section 05/01/2005 Bangaldesh Photostat 550.00 1 621.395 THV 14686 C-4 Text 29/04/2013 14/01/2013  
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Circulation Section 05/01/2005 Bangaldesh Photostat 550.00   621.395 THV 14687 C-5 Text      
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Circulation Section 05/01/2005 Bangaldesh Photostat 550.00   621.395 THV 14689 C-7 Text      
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Circulation Section 05/01/2005 Bangaldesh Photostat 550.00   621.395 THV 14690 C-8 Text      
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Circulation Section 05/01/2005 Bangaldesh Photostat 550.00 1 621.395 THV 14691 C-9 Text 18/12/2017 08/11/2017  
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Circulation Section 05/01/2005 Bangaldesh Photostat 550.00   621.395 THV 14692 C-10 Text      
    Dewey Decimal Classification   Not For Loan Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Reserve Section 05/01/2005 Karim International 7000.00   621.395 THV 14684 C-2 Text      
    Dewey Decimal Classification   Not For Loan Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Reserve Section 05/01/2005 Bangaldesh Photostat 550.00   621.395 THV 14685 C-3 Text      
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Circulation Section 05/01/2005 Bangaldesh Photostat 550.00   621.395 THV 14688 C-6 Text      
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Audio Visual 05/01/2005 Karim International     621.395 THV 2002 CD-839 C-1 CDs & DVDs 04/12/2014   04/12/2014
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU Audio Visual 05/01/2005 Karim International     621.395 THV 2002 CD-840 C-2 CDs & DVDs 04/12/2014   04/12/2014
    Dewey Decimal Classification     Non-fiction Dr. S. R. Lasker Library, EWU Dr. S. R. Lasker Library, EWU E-book 29/01/2018       621.395 THV 2002     E-Book 29/01/2018   29/01/2018